Rapid model-based prototyping tool for SDR on a RC platform

Shaun Katz*, Simon Winberg, Amit Mishra

*Awdur cyfatebol y gwaith hwn

Allbwn ymchwil: Pennod mewn Llyfr/Adroddiad/Trafodion CynhadleddTrafodion Cynhadledd (Nid-Cyfnodolyn fathau)

Crynodeb

Graphical visualisation, Electronic Design Automation (EDA) tools and reuse of intellectual property are established methods for increasing the speed and productivity of FPGA system design. Many commercial EDA products for FPGA development use graphical visualisation of Hardware Description Language (HDL) code to assist engineers. However, these tools usually don't abstraction clock or bus signals. Furthermore, reuse of HDL modules tends to involve much time spent connecting a range of commonly understood connectors for the module to work; automating these connection tasks could save time and simplify designs. This paper presents a model-based rapid prototyping tool for use in SDR on a reconfigurable computing platform. The tool will facilitate a novice developer or researcher to develop and experiment with SDR processing applications deployed on a FPGA platform. A prototype version of this tool, which integrates with Xilinx EDK, is presented in this paper together with results of testing the tool by implementing an example FM receiver chain.

Iaith wreiddiolSaesneg
TeitlProceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012
CyhoeddwrIEEE Press
Tudalennau711-715
Nifer y tudalennau5
ISBN (Electronig)978-1-4673-2925-5
ISBN (Argraffiad)978-1-4673-2922-4
Dynodwyr Gwrthrych Digidol (DOIs)
StatwsCyhoeddwyd - 06 Rhag 2012
Cyhoeddwyd yn allanolIe
Digwyddiad2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012 - Waknaghat, Solan, Himachal Pradesh, India
Hyd: 06 Rhag 201208 Rhag 2012

Cyfres gyhoeddiadau

EnwProceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012

Cynhadledd

Cynhadledd2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012
Gwlad/TiriogaethIndia
DinasWaknaghat, Solan, Himachal Pradesh
Cyfnod06 Rhag 201208 Rhag 2012

Ôl bys

Gweld gwybodaeth am bynciau ymchwil 'Rapid model-based prototyping tool for SDR on a RC platform'. Gyda’i gilydd, maen nhw’n ffurfio ôl bys unigryw.

Dyfynnu hyn