Rhino blocks pulse-Doppler radar framework

Simon Winberg; Amit Mishra; Bruce Raw

doi:10.1109/PDGC.2012.6449939

Rhino blocks pulse-Doppler radar framework

Simon Winberg^*, Amit Mishra, Bruce Raw

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference Proceeding (ISBN)

1 Citation (Scopus)

Abstract

This paper concerns development of a pulsed-Doppler radar system prototyping framework designed for deployment on the Reconfigurable Hardware Interface for computiNg and radiO (Rhino) platform. The Rhino platform combines a low-cost Field Programmable Gate Array (FPGA) and an ARM processor, designed for use in prototyping Software Defined Radio applications. The Rhino is intended as both a training platform and research tool for skills development in this field [1]. The project reported on in this paper involves develop of a software and gateware application framework for Rhino to facilitate lab-based testing and hardware-in-the-loop simulation for radar applications. The framework comprises a collection of 'radar blocks', programmed in a hardware description language, that are connected together and run on the Rhino's FPGA, and controlled by Linux-based embedded software on the ARM. The performance of a standard pulsed-Doppler radar system was tested. The results show the functions operate correctly, but the data rates are restrictive. The conclusions discuss advantages and disadvantages of the system, together with further plans for improving the framework.

Original language	English
Title of host publication	Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012
Publisher	IEEE Press
Pages	876-881
Number of pages	6
ISBN (Electronic)	978-1-4673-2925-5
ISBN (Print)	978-1-4673-2922-4
DOIs	https://doi.org/10.1109/PDGC.2012.6449939
Publication status	Published - 06 Dec 2012
Externally published	Yes
Event	2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012 - Waknaghat, Solan, Himachal Pradesh, India Duration: 06 Dec 2012 → 08 Dec 2012

Publication series

Name	Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012

Conference

Conference	2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012
Country/Territory	India
City	Waknaghat, Solan, Himachal Pradesh
Period	06 Dec 2012 → 08 Dec 2012

Keywords

application framework
field programmable gate array
reconfigurable computing
software defined radio
technical skills development

Access to Document

10.1109/PDGC.2012.6449939

Permanent link

Persistent link

Cite this

Winberg, S., Mishra, A., & Raw, B. (2012). Rhino blocks pulse-Doppler radar framework. In Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012 (pp. 876-881). Article 6449939 (Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012). IEEE Press. https://doi.org/10.1109/PDGC.2012.6449939

@inproceedings{1b6658a86f37488eaf5be2cbbfa2172d,

title = "Rhino blocks pulse-Doppler radar framework",

abstract = "This paper concerns development of a pulsed-Doppler radar system prototyping framework designed for deployment on the Reconfigurable Hardware Interface for computiNg and radiO (Rhino) platform. The Rhino platform combines a low-cost Field Programmable Gate Array (FPGA) and an ARM processor, designed for use in prototyping Software Defined Radio applications. The Rhino is intended as both a training platform and research tool for skills development in this field [1]. The project reported on in this paper involves develop of a software and gateware application framework for Rhino to facilitate lab-based testing and hardware-in-the-loop simulation for radar applications. The framework comprises a collection of 'radar blocks', programmed in a hardware description language, that are connected together and run on the Rhino's FPGA, and controlled by Linux-based embedded software on the ARM. The performance of a standard pulsed-Doppler radar system was tested. The results show the functions operate correctly, but the data rates are restrictive. The conclusions discuss advantages and disadvantages of the system, together with further plans for improving the framework.",

keywords = "application framework, field programmable gate array, reconfigurable computing, software defined radio, technical skills development",

author = "Simon Winberg and Amit Mishra and Bruce Raw",

year = "2012",

month = dec,

day = "6",

doi = "10.1109/PDGC.2012.6449939",

language = "English",

isbn = "978-1-4673-2922-4",

series = "Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012",

publisher = "IEEE Press",

pages = "876--881",

booktitle = "Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012",

address = "United States of America",

note = "2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012 ; Conference date: 06-12-2012 Through 08-12-2012",

}

Winberg, S, Mishra, A & Raw, B 2012, Rhino blocks pulse-Doppler radar framework. in Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012., 6449939, Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012, IEEE Press, pp. 876-881, 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012, Waknaghat, Solan, Himachal Pradesh, India, 06 Dec 2012. https://doi.org/10.1109/PDGC.2012.6449939

Rhino blocks pulse-Doppler radar framework. / Winberg, Simon; Mishra, Amit; Raw, Bruce.
Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012. IEEE Press, 2012. p. 876-881 6449939 (Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012).

Research output: Chapter in Book/Report/Conference proceeding › Conference Proceeding (ISBN)

TY - GEN

T1 - Rhino blocks pulse-Doppler radar framework

AU - Winberg, Simon

AU - Mishra, Amit

AU - Raw, Bruce

PY - 2012/12/6

Y1 - 2012/12/6

N2 - This paper concerns development of a pulsed-Doppler radar system prototyping framework designed for deployment on the Reconfigurable Hardware Interface for computiNg and radiO (Rhino) platform. The Rhino platform combines a low-cost Field Programmable Gate Array (FPGA) and an ARM processor, designed for use in prototyping Software Defined Radio applications. The Rhino is intended as both a training platform and research tool for skills development in this field [1]. The project reported on in this paper involves develop of a software and gateware application framework for Rhino to facilitate lab-based testing and hardware-in-the-loop simulation for radar applications. The framework comprises a collection of 'radar blocks', programmed in a hardware description language, that are connected together and run on the Rhino's FPGA, and controlled by Linux-based embedded software on the ARM. The performance of a standard pulsed-Doppler radar system was tested. The results show the functions operate correctly, but the data rates are restrictive. The conclusions discuss advantages and disadvantages of the system, together with further plans for improving the framework.

AB - This paper concerns development of a pulsed-Doppler radar system prototyping framework designed for deployment on the Reconfigurable Hardware Interface for computiNg and radiO (Rhino) platform. The Rhino platform combines a low-cost Field Programmable Gate Array (FPGA) and an ARM processor, designed for use in prototyping Software Defined Radio applications. The Rhino is intended as both a training platform and research tool for skills development in this field [1]. The project reported on in this paper involves develop of a software and gateware application framework for Rhino to facilitate lab-based testing and hardware-in-the-loop simulation for radar applications. The framework comprises a collection of 'radar blocks', programmed in a hardware description language, that are connected together and run on the Rhino's FPGA, and controlled by Linux-based embedded software on the ARM. The performance of a standard pulsed-Doppler radar system was tested. The results show the functions operate correctly, but the data rates are restrictive. The conclusions discuss advantages and disadvantages of the system, together with further plans for improving the framework.

KW - application framework

KW - field programmable gate array

KW - reconfigurable computing

KW - software defined radio

KW - technical skills development

UR - https://www.scopus.com/pages/publications/84874433817

U2 - 10.1109/PDGC.2012.6449939

DO - 10.1109/PDGC.2012.6449939

M3 - Conference Proceeding (ISBN)

AN - SCOPUS:84874433817

SN - 978-1-4673-2922-4

T3 - Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012

SP - 876

EP - 881

BT - Proceedings of 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012

PB - IEEE Press

T2 - 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, PDGC 2012

Y2 - 6 December 2012 through 8 December 2012

ER -

Rhino blocks pulse-Doppler radar framework

Abstract

Publication series

Conference

Keywords

Access to Document

Permanent link

Other files and links

Fingerprint

Cite this